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STANDARD ABBREVIATIONS
Symbol	 Definition
s second
m meter
1 liter
g grim
V volt
A ampere
K Icehrin
Hz hertz
om3 cubic centimeter
min minute
in, inch
mil 10-3 inch
C Celsius
k kilo, 103
M mega, 100
c centi, 10-2
m milli, 10
A micro, 10-0
n nano, 10-0
I
NONSTANDARD A1BREVIATIONS
Symbol	 Definition
PMOS	 P-channel Metal Oxide Semiconductor
IC	 Integrated Circuit
MSFC	 George C. Marshall Space Flight Center
L'
	 iv
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NONSTANDARD ABBREVIATIONS (Concluded)
Symbol Definition
NASA Nntlonnl Aeronautics and Space Adndnlstration
LSI Large Scale hitegration
LS IC Lange Scale Integrated Circuit
DISI Medium Scale Integration
MslC Medlum Scale Integrated Circuit
SSI Small Scale Integration
SSIC Small Scale integrated Circuit
CAD Computer Aided Design
CBIOS Complementary Metal Oxide Semiconductor
SOS Silicon on Sapphire
SSTC RCA Solid State Technology Center
PR2D Two-Dimenslonal Automatic Placement and Routing Program
MP2D Multiport Two-Dimensional Automatic Placement and
Routing Program
I2
 (N/N) Single-Epitaxial, Ton-Implanted Process
epi Epitaxial Level
I/O input/Output
VDD Power Supply Voltagc
GND Ground
poly Polysilicon Level
BPM Bonding Pad Mctal
ar
1 µ
I	 ^^
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Section I
INTRODUCTION
3
Thts report describes the CMOs /SOS design rules prepared by the RCA Solid
State Technology Center (SSTC). These rules specify the spacing and width require-
ments for each of the six design levels, the seventh level being used to define openings
in the passivation level. An associated report, entitled 'Silicon-Gate CMOs/SOS
Processing," provides further Insight into the usage of these rules.
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TECHNICAL DISCUSSION
in addition to the first seven standard rules, rule 8 has been added to facilitate
the design of chip 1/0 pads for both the PR21) and the MP21) programs,
Since it is SSTC policy to endeavor to maintain mask set compatibility for all of
the major SOS processes, it is possible for SOS standard cell arrays to be fabricated
with any of a wide spectrum of processes. These include the double -epitaxial diffused
processes through the single -epitaxial, ton-Implanted (I2 (N/N)) process, For radia-
tion-hardened applications, the double epitaxial, double-ion-implanted process is also
an available option. Out of a basic set of seven masks, all of these processes can be
used to fabricate the standard cell CMOS/SOS arrays or indeed any design laid out
with the SSTC design rules, It is with these de •1gn rules that the NASA SOS Standard
Cell families have been laid out. Process development and maturation are still taking
place, while simultaneously manic eompatibI147 is ensured,
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Section III
DESIGN RULES
These design rules for silicon-gate CMOS integrated circuits are compatible with
state-of-the-art technology, and have been modified along with process developments.
The design of contact layouts has been a key problem, since there nre so many
possible arrangements and also various siz p tr and shapes of contact openings. There-
fore, examples for both in-line and right-angle contacts have been studied and pre-
'	 sented here In order to give the designer a better insight as to what the problems are,
and what contacts should and should not be used.
The composite drawing layout takes seven levels for the silicon-gate CMOS/SOS
Integrated circuits. A standard color code and standard symbols have been adopted
and are presented in Table 1.
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TABLE 1. STANDARD COLOR CODE FOR CMOS/SOS DESIGN LAYOUT
e
Mask Laval Color Code Symbol
Lovell:	 p•opllsland Red
Level 2: n•apllsland Blue
Laval 3: Polysillcon Purple
Laval 4: o -diffusion Brown I	 I
Level 5: Contact Green
Level 6: Metal Black
Laval 7: Protective Oxide Orange I	 I
4
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1. Level 1: p-ept IsImid
Rule # Item MinimumValualmil)
1.1 Width of p•api Island 0.3
0.3
MIL
1.2 Spacing, 0.3
p•api Island to
p•epi Island
0.3
MIL
NOTE	 Contour lines of p•api island
must be orthogonal to match
with crystal orientation
2. Level 2; n-opt Island
Rule # Item Minimumvalue(mil)
2.1 Width of n•epi Island 0.3
0.3
MIL
2.2 Spa 0.3
f^+
0n•ep i Island to Yllf--Yl'Cn•epl Island
0.3
MIL
2.3 Spacing,
n•epi Island to
0.4 n
I	 )
p•epl Island 71^f--^ilC
0.4
MIL
NOTE	 Contour lines of n•api island
must be orthogonal
3. Level 3. Polysilicon
i
a:
M
Item MinimulotValue(mil l
3.1 Width of Polysillcon 0.25
~~I	 I _
0.25
MIL
3.2 Spacing,	 I
Polysilicon to
0.3
VA VA
VA VA
Polysillcon VIJ
V"
0.3
MIL
3.3 Spacing, 0.2
Polysilicon to
"pi Island
I_
i
0.2
MIL
3.4 Spacing, 0.2
Polysilicon to
n•cpi Island
0.2
MIL
!
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Rule # Item MinimumVoluo(mll)
3.5 Polysillcon 0,2
Extension
Beyond p api
Is1And
MIL
3.0 Polysillcon I	 0.2
Extension
Beyond n•apl
Island
MIL
8
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4 Level 4· n+ DIffusion 
• . 
-- I I Aulo # M:nl."UI\1 110m Vulun( Illill I 
---
I 
, 
r----' 
I I 
I I 
4.1 Ovo,lop, 02 I I 
n + ·Dlfluslon to I I I I p",pllslond I 11 I 0.2 
-J ~ __ .J 1 MIL 
O.? 
MIL 
r----' 
I I 4.2 Sp.clny, 0.2 I 
n + -Diffusion to I I I n·opllsl."cI I I 
I I 
I I ! L __ ... ...l 
~ I 
- o.~ 
MIL 
I 
o 
Rule # Itom MinimumValue(mil)
r	
^,4.3 Overlap of n+. Diffusion
and Polysilicon is
allowed (a)
L____^1
OVERLAP
(b)
I
I
OVERLAP
OVERLAP
(c)
I	 I
I	 ^
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5. Level 5: Contnct
n
I ,..
Rule # Item Minimumvaluo(mil)
0.1 Active Contact Area
(Consid4ring Possible
0.2X0.3 0.3 ^®
MIL
Worst Casa) }^^
0.2
MIL
5.2 Contact Area in Level 5 0.3X0.3 0.4 '1—®Mask or MIL
1zx,n -^
0.2
MIL
r~^~^1
^I5.3 Spacing, 0.2 0.2
Contact to MIL N CHANNELPolysilicoa Gate
^-0.2
MIL
PCHANNEL
NOTE Contact of Polysilicon
over Active Transistor
Is not Allowed.
1.1
At
_5..
Contacts On-Line)
ACCEPTABLE
NOT ACCEPTABLE
I
-Y"
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11'^
Contacts (Right Angle)
ACCEPTABLE
NOT ACCEPTABLE
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Level 6: Metal
Rule 4k Item MinimumValuo(mll)
6.1 Width of Metal 0.35
I
0.35
MIL
6.2 Spacing, 0.25
Metal to Metal
0.25
MIL
6.3.1 Spacing, 0.1 \
Metal to \
p-epi to Island
0.1
MIL
6.3.2 Spacing, 0.1
Metal to Ln•opi Island
NOTE Metal should not be 0.1
coincident with MIL
any edge.
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Rule # Item
_
Minimum
Valuo(mll)^--^
6.4
	 1
Spacing, Metal to
n•Dlflusion
0.'I
all,	
I
JJ
W^^ l _
0.1
	 0.1
MIL	 MIL
6.5 Metal and Polysilicon
,
Edge Should not he
Coincident
...._-7
6.6.1 Spacing, 0.1 \
Metal to Polysllicon
Gate (nchannel) I	 / 1
0.1
MIL
6,6.2 Spacing, 0.1
Metal to Polysilicon
Gate (p-channel)
0.1
MIL
nF t
Y
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Rule # Item MinimumValue(mil)
6.7 Metal should Encompass
Completely (a)	 L	 6US
Spacing, Metal to (Poly 0.1 t
Tunnel) Contact 0.1 kMIL
--POLY
(b)
U i
	 POLY
M i l.	 TUNNEL
ONLY
6.7.1 Spacing, Metal to 0.1
(n•epl) Contact
^^IL
^	 I
1	 ^
I
I
6.7.2 Spacing, Metal to 1	 I
(p•epi) Contact __,^
I
o? 1
MWL
SOURCE
6.7.3 p•channol Transistor 0.1
®	 DRAIN
W
when 0.35W:50.6  
NOTE Metal encompasses
contact completely. GATE
16
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Rule # Ito m MinimumVolue(md)
6.7.4 n•channul Device whon r-
0.3 S W < 0.6, SOUR` EDRAIN
i	 1
NOTE Metal encompasses
contact completely.
GATE
6.8 Spacing, 4.0 4,0
Outside Metal to Pad MILS	 PAD	 1(where metal bus is NOT TO SCALE
outside of pad area)
6.9 Air Gap between Ground --
Metal to Pad for Pro-
tective Device Is 1.6 roils 1.6	 PAD
MILS6.10 Pad Metal Overlap to
"pi island Is 0.1 mil
(Soo Rule	 7,1)
GND
MASK LEVEL 7
17
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Rule #
	
Item	 MinimumValuo(mil)
6.11	 Pail Size	 4.0 X 4.0
6.11.1	 Spacing,	 4.0
Pad to Pad
6.11.2	 Spacing,	 1.6
Pad to Motel Line
6.12	 Width of Scribe Lino	 3.6
6.12.1	 Spacing,	 1.6
Scribe Lino to Pad
Metal Pad and Scribe Line
t
SCRIBE LINE
	
3.6 MI LS
1.6 MILS
METAL PAD	 4.0
MILS
4.0 x 4.0
MILS
1.6 MILS
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7. Level 7: Protective Oxide
a!
a, ,.
Rule # Item
7.1 n•aplOverlap METAL
N•EPIis 
0. 1
	 it
Is1 mil VIA HOLE
0.1
MIL
L_	 -1
MIL
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8. Standard I/O Bonding Pad Coll Rules
This design rule and accompanying figure specify those rules which must LA?
adhered to, In addition to the standard SOS processing rules, in order to provide P112D
and MP21) program compatibility for all standard-size Input/output bonding pad cells.
These I/O pads are nominally 8 mils wide by 0 mils high. This specified height Is
from the pad origin to the top of the bonding metal; part of the standard cell is actually
as much as -2. 7 mils below the origin as shown Inthe figure and Indicated by rule
8--F. Conformity to these rules %vill result in proper alignment and Intorconnection of
the bonding pads, Nonstandard bonding pads may be used but must be handled specially
by the user at a minimum by specifying fixed pad locations and more probably by
manual modification of the program output data. Therefore, nonstandard bonding pads
should be avoided.
I.^
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Distances from cell origin:
A. To center of outside bus, VDD or GND = 0.0 mil
B. To center of inside bus, V DD or GND = -1.3 mils
C. To bottommost epi = -2.4 mils max
D. To center of 0.2 mil high I/O contact = 2.4 mils max
B. To bottommost metal - -2. G nills max
F. To bottommost poly = -2. 7 mils max
G. To bottom of bonding pad metal (BPDI) = u mils
H. To top of bonding pad metnl (BPDI) = 0 mils
I. To loft edge of I/O bonding pad •retal (BPDI) = 0.2 mil*
J. To right edge of I/O bonding pad metnl (BPDT) = 4.2 mills*
K. To origin of adjacent I/O pad = 8. 0 mils
Other:
L. Proximity of epi to cell boundary = 0.2 mil min
M. Standard bus width (routed by program) = 0.8 mil
N. Minimum spacing bonding pad metal 4x4 area to nonconnecting cell metal = 1.8
mils
O. Nlinimum spacing bonding pad metal 4x4 area to connecting metal = 1.0 mil
P. Minimum spacing BPM to epi = 1.0 mil
(N+
 - diffusion and polysilicon to standard rules from this dimension)
Q. Level 1 3.8x3.8 mils centered In bonding pad metal
R. Level 7 3.Ox.l . 0 mils centered in bonding pad metal
S. Minimum BPD: area= 4. 0x4.0 mils
T. Minimum bonding pad area to bonding pad area (adjacent cell) = 4.0 mils
(Gc aranteed by Rule K and standard format with bonding pad cells)
U. Top of bonding pad metal to edge of street (chip border) = 1. 0 mils
*For conformity to existing cells
N
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Standard rR2D and MP2D Bonding Pad Coll Rules
n "
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I - - - - - - - - - - - - - - - -	 C
\ MAX. PAD BOUNDARY, ORIENTATION ZERO AS SHOWN
0.0 TO 8.0 MILS IN X
-2.7 TO +9.0 MILS IN Y
NOTE: n CARET INDICATES CELL ORIGIN
M
M
®
INTERNAL CELL METAL FORBIDDEN. THIS AREA IS
RESERVED FOR CONNECTION OF PERIPHERAL POWER
BUS TO CELL ROWS.
22
i .,
LEVEL 7
PROTECTIVE
OXIDE
LEVEL 2
n•epi ISLAND
LEVEL 3
POLYSILICON
LEVEL 4
n+ DIFFUSION
LEVEL 6
CONTACT
LEVELS
METAL
to
I,
	 Light Field Alignment Key
The Initial alignment key of level 1 Is larger tnan forthcoming key for light field photo mask.
LEVEL 1: p•opi ISLAND
SIZE 6 x 6 MILS
4
LEVEL 2
n•opi ISLAND
LEVEL 3
POLVSILICON
LEVEL 4
n+ DIFFUSION
LEVEL 6
CONTACT
LEVEL 6
METAL
LEVEL 7
PROTECTIVE
OXIDE
Dark Field Alignment Key
The Initial alignment key of lavol 1 Is larger than forthcoming key for dark flald photo mask.
0.1 MIL
LEVEL 1 p•epi ISLAND
SIZE 6 x 6 MILS
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0.3 < W 5 0.5
I
I
I
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Small Transistor Layout
In order to comply Mth the design rule, it takes a greciul layout for a small transistor
(0.3:5W :50.6
 mill. Two layout examples of small n•channel transistors are shown
below. Similar layout can be applied to small p•channel transistors,
0.4 5W 550.0
r`	 a
eY,^f
,
Section IV
CONCLUSION
This report provides a set of CMOS/SOS design rules for n series of RCA com-
patible processes. By designing with the n-epi and p-epi islands as separate levels,
masks developed with these rules maintain complete universality for all major SOS
processes at RCA. Among these processes are the i 2 (N/N ) process (used for the NASA
Standard Cell Family) and the RCA Radiation Hardened -recess.
P..
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